

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandris, Viginis 22313-1450 www.uspto.gov



CONFIRMATION NO. 9733

Bib Data Sneet							<u> </u>	
SERIAL NUMBER 10/774,406	FILING DATE 02/10/2004 RULE	C	CLASS 438	GROUP ART 2813	UNIT	Þ	ATTORNEY OCKET NO. 1.37465CC8	
APPLICANTS								
Yoshikazu Tanabe, Iruma-shi, JAPAN;								
Satoshi Sakai, Tokyo, JAPAN; Nobuyoshi Natsuaki, Tokyo, JAPAN;								
** CONTINUING DATA ***************************** This application is a CON of 10/424,105 04/28/2003 which is a CON of 09/939,600 08/28/2001 PAT 6,596,650 which is a CON of 09/494,036 01/31/2000 PAT 6,518,201 which is a CON of 09/380,646 09/07/1999 PAT 6,239,041 which is a 371 of PCT/JP98/00892 03/04/1998								
** FOREIGN APPLICATIONS ************************************								
** 05/06/2004 Foreign Priority claimed	∕ √ yes □ no							
35 USC 119 (a-d) conditions met	<i></i>	er	STATE OR	SHEETS	TOTA		INDEPENDENT	
Verified and Acknowledged Exa	aminer's Signature Init	tials	COUNTRY JAPAN	DRAWING 21	CLAIM 6	18	CLAIMS 1	
ADDRESS 020457 ANTONELLI, TERRY, STOUT & KRAUS, LLP 1300 NORTH SEVENTEENTH STREET SUITE 1800 ARLINGTON , VA 22209-9889								
TITLE Method for fabricating semiconductor intergrated circuit device								
☐ All Fees								